Because the average power consumption of CMOS digital circuits is proportional to the square of the supplied voltage, a clustered voltage scaling (CVS) technique has previously been proposed to reduce power without sacrificing the circuit performance. In this paper the authors propose a path-oriented CVS algorithm, which can take the false paths into account. Extensive experiments are conducted on ISCASX5 benchmark circuits. These experiments show that many more gates can be voltage scaled down in comparison with the original CVS technique. An additional 22% power reduction ratio over that of the original CVS technique is achieved.
Introduction
In recent years power consumption has become an important issue in VLSI design in addition to speed and area considerations. There are many driving forces behind this. The most apparent one is that a lot of battery-operated applications such as cellular phones, laptop computers, notebook computers and other portable electronic equipment are more and more popular. Making the circuits in portable applications consume less power is just a way of achieving portability with longer life.
Circuit reliability is also an important driving force for low power VLSI design. While working in a high operating temperature, the probabilities of many failure mechanisms such as thermal runaway, junction fatigue, electromigration, will grow rapidly. Every 10°C increase in operating temperature is likely to double a device's failure rate. Therefore, low power VLSI design methodologies are necessary for VLSI designs with higher reliability.
In this paper, a power optimisation technique known as the voltage scaling technique is considered. Power consumption of a CMOS circuit is proportional to the square of the supplied voltage, therefore, the voltage scaling could attain a greater power reduction ratio 0 IEE, 1998 IEE Proceedings online no. 19982018 Paper received 5th November 1997 The authors are with the Department of Electronics Engineering, National Chiao Tung University, 1001 Ta Hsueh Road, Hsinchu 300, Taiwan, Republic of China with respect to other power optimisation techniques. However, the voltage scaling technique has some problems that need to be overcome. First, mixed voltage sources will cause difficulties in circuit layout, and make routing overheads grow rapidly. Second, level converters need to be inserted between low voltage cells and high voltage cells. Because level converters also consume power, reducing the number of level converters becomes an important issue. Finally, it is a critical problem to determine which cells in a circuit are selected to be replaced with low voltage cells.
A clustered voltage scaling (CVS) technique has been proposed by Usami and Horowitz [l] . This technique divides a circuit into two blocks with different voltage supplies, and appends a layer of level converters to primary outputs. The circuit structure created by the CVS technique is called the CVS structure. This structure reduces the overheads of layout and the number of level converters needed. It calculates the slack of each cell and uses it to determine if this cell could be replaced with a corresponding low voltage cell. If the slacks of all other cells are positive after replacing the processed gate with its corresponding low voltage cell, the processed gate is then replaced with a low voltage cell. if one or more cells have negative slacks, the replacement is not allowed, and the high voltage form of the processed gate must be used.
In CVS, the circuit delay is estimated to the delay of the longest path. However the delay of a circuit is determined by its longest sensitisable path, which may not be the longest path. The proposed path-oriented clustered voltage scaling (PCVS) technique adopts the idea of false paths and sensitisable paths. This means that the paths being optimised are long sensitisable paths, instead of long paths. With this improvement, the result of optimisation will be much better than the original clustered voltage scaling technique.
Clustered voltage scaling technique

Definitions and terminology
The arrival time of the signal at node j, denoted by A(j), is the latest time when the signal at node j may be stable. Let D(i, j ) be the delay between node i and node j. If the arrival time at each fan-in node of nodej, and the delay between each fan-in node i and the node j , by the following equation:
are known, the arrival time at node j can be computed
The required time of the signal at node j , denoted by RQ), is the earliest time when the signal at node j is required to be stable. If the required time at each fanout node of node j , and the delay between each fan-out node k and the node j , are known, the required time at node j can be computed by the following equation:
The slack of the signal at node j , denoted by SG), is just the difference between the required time and the arrival time. Hence, the slack at node j can be computed by the equation below:
Clustered voltage scaling structure
The basic idea of the clustered voltage scaling technique is to apply two different supply voltages, V, , , (the reduced voltage) and V, , , (the original voltage), to a circuit. Cells in the circuit with excessive slack are made to operate at VDDL, while those along the long paths are made to operate at V, , , .
However, there are some problems to be solved when applying two different voltages to a circuit.
VDDL
T static current
Fig. 1 Direct connection of VDDL circuit and the VDDx circuit
As shown in Fig. 1 , the output of the V, , , circuit is directly connected to the input of the V, , , circuit. If the input node N1 of the V, , , circuit goes to low, the output node N2 then goes to high, that is V, , , .
The logical high at node N2 should subsequently turn off the pull-up network MPl and turn on the pull-down network MN1. Although the voltage at node N2 is high enough to activate the NMOS MN1, it cannot cut off the PMOS MPl due to the fact that V, , , < V,,, I Vlh,pl. Therefore, there exists a static current flowing directly from the applied voltage source to ground through the path of MP1 and MN1. This static current also consumes power so is not desirable for low power design. To avoid this unnecessary power dissipation, level converters should be placed between V, , , and V, , , circuits. A level converter transforms a logical high produced by a V, , , circuit to the logical high for a V, , , circuit. Thus the condition that both networks MP1 and M N l are activated at the same time as described above will not occur, and the power dissipated by this static current is eliminated. It should be noted that no level converter is needed in the reversed case (i.e. when the output of a V, , , circuit is connected to the input of a V, , , circuit).
Unfortunately, level converters consume power too. Hence a structure such as 'VDDL circuit -V, , , 
Basic algorithm
Assume that all the cells are initially in the V, , , version and that the timing constraints are met. In other words, the slacks of all cells are non-negative. For the gate-level netlist, backward graph-traversal is performed by using the depth-first-search (DFS) algorithm from the primary outputs toward the primary inputs. Each time a cell is visited, the CVS algorithm tries to replace it with its corresponding V, , , version. If the timing constraints are still met after replacement, the cell is replaced. This process is repeated until all the cells in the circuit are visited. However, if any of the slacks is detected to be negative, the replacement process at this cell is not allowed.
A couple of heuristics to determine the replacing order of candidate gates are provided. They are 'larger C' and 'larger Slack', respectively. if the heuristic 'larger Slack' is chosen, the candidate nodes are sorted in descending order with their slacks. The candidate nodes are sorted in descending order with their capacitance when the 'larger C' heuristic is used. The heuristics are applied to the whole circuit instead of only to primary outputs. In performing the traversal, care should be taken when the visited cell has multiple fan-outs. When trying to replace the cells with multiple fan-outs, the forward traversal using the DFS toward the primary outputs is performed. It checks if the child cells can be replaced with V, , , cells, and is repeated until every child cell is checked.
Finally, both the V, , , cells and the VDDL cells are clustered and the CVS structure is formed.
Path-oriented clustered voltage scaling technique
The CVS technique assumes that a circuit is originally operating under the supplied voltage VDDH, and that it is faster than the performance requirement. Therefore, some of the gates in the circuit can be replaced with their corresponding V, , , cells so that the speed of the circuit is just above the speed needed to meet the required performance.
We can consider this problem from another point of view. Assume that the circuit is operating in the lower supplied voltage VDDL, instead of the higher voltage V, , , .
If the circuit delay still meets the performance requirement, each gate of the circuit can be in its V, , , version. However, if the circuit delay does not meet the timing constraint, the circuit should be optimised for performance. We can replace some of the gates in the circuit with their corresponding V, , , cells to enhance the performance of the circuit (i.e. trade power for speed). However, the power being traded must be minimised.
We propose the PCVS technique, which adopts the point of view described above. In Section 2 we saw that the CVS technique uses the delay of the longest path to represent the delay of a circuit, and optimises the circuit according to the slack information. We know that the delay of a circuit, which is equal to the delay of the longest sensitisable path, is bounded by the delay of its longest path. Therefore, the delay estimation used by the clustered voltage scaling technique is correct but pessimistic. However, if the circuit is considered to be under V, , , at the beginning, our PCVS technique can take advantage of the path sensitisation criterion and path selection criterion to identify the true critical long paths to be optimised. As the critical path is found, the delay of the circuit, which is equal to the delay of the critical path, can be more accurately calculated. Moreover, as long as a set of long paths is identified, it is possible to apply the optimisation process to each selected path respectively instead of taking the whole circuit into account.
The CVS structure proposed in [1] is preferred for two different applied voltages because it minimises the number of level converters needed. Therefore our PCVS technique will adopt this circuit structure to minimise the power consumed by level converters, and we also propose a clustering algorithm to achieve this. The power reduction of a circuit optimised by the PCVS technique is better than that optimised by the CVS technique because the PCVS technique only considers the long sensitisable paths. We will discuss each step of the PCVS technique in detail in the following Sections.
I Definitions and terminology
The following definitions can be found in [2] .
A combinational circuit that is bounded by primary inputs and primary outputs composes of simple gates, which are AND, NAND, OR, NOR, and NOT gates, and leads between gates. The delays of gate G and lead fare denoted by d(G) and d o . originated from Gi-l. The delay of P is the sum of the delays of all the gates and leads along P, and is denoted by dPath(P).
A controlling value to a gate G is the logic input value that independently determines the output value of G, and is denoted by c(G). For example, if one of the inputs of AND has logic value 0, the output value is determined to be 0. Therefore, the controlling value to AND is 0. A noncontrolling value to gate G is denoted by n c ( 9 , which is the complementary value of c(G) . Hence the noncontrolling value of AND is the logic value 1.
Leadf, which is connected to gate G, is said to be a
Path selection algorithm
There are various path sensitisation criteria with different dominance definitions for the true path selection algorithms. Hence the delay estimated by using different path sensitisation criteria can have different results. Among these criteria, the exact path sensitisation criterion is the tightest criterion. Therefore, any other path sensitisation criterion is considered to be correct if the estimated path delay based on it is equal to or greater than the delay estimated by the exact path sensitisation criterion. As a consequence, an approximate path sensitisation criterion is considered to be correct if the criterion is looser than the exact path sensitisation criterion.
Let v be an applied primary input vector. A lead is considered to dominate the gate to which it connects if it follows the conditions described in each path sensitisation criterion under the primary input vector v. Definition 1. Exact path sensitisation criterion A path is considered to be an exact sensitisable path if there is at least one primary input vector, such that each on-input of the path is either the earliest controlling input or the latest noncontrolling input with all its side inputs being noncontrolling inputs too. De$nition 2. The Brand-Iyengar path sensitisation criterion A path is considered to be a Brand-Iyengar sensitisable path, it there is at least one primary input vector, such that either each on-input of the path is the lowest controlling input or all its side inputs are noncontrolling inputs too.
We modify the path selection algorithm proposed in [2] by adopting the Brand-Iyengar sensitisation criterion for the sake of easier implementation. According to [2] , a path sensitisation criterion may not be used directly as the path selection criterion. However, the Brand-Iyengar criterion is an exception. Note that a path is considered to be a Brand-Iyengar sensitisable path, if there is at least one primary input vector such that either each on-input of the path is the lowest controlling input or all its side-inputs are noncontrolling inputs too. The Brand-Iyengar criterion does not sensitise a path by checking both the stable times and stable values of the fanins of each gate along the path. It identifies a path as sensitisable only by the geometry order of the fanins and their values. Hence during the optimisation process, the true paths selected by the Brand-Iyengar criterion will not become false paths and vice versa. Therefore, the Brand-Iyengar criterion can be used for the path sensitisation as well as the path selection.
Typically, the rising propagation delay and the falling propagation delay of a gate are not equal. Other approaches using the larger of the rising and falling delays to represent the delay of a gate will surely overestimate the delay of the circuit. In fact, the algorithm presented here can correctly handle the situation of different rising delay and falling delay of a given gate. Therefore, the performance of a circuit estimated by this algorithm is more accurate.
The algorithm of path selection is shown in Fig. 3 . Without loss of generality the circuit being processed is assumed to have only one primary output, which is denoted by 0. For a circuit with m primary outputs, we can simply introduce a dummy primary output 0 into the circuit and then connect each original primary output to 0. It also creates a best-first-search queue (BFSQ) to perform the best-first-search algorithm from the primary outputs to the primary inputs. The algorithm first initialises at the dummy sink with esperance larger than the required delay z. Note that the espevance of a partial path is the path delay of the longest path that contains the partial path. If the esperance of a partial path is longer than the required delay z, it means that it is possible for the partial path to expand to a complete path with the path delay longer than z. The rising esperance is the esperance of the partial path such that its stable value is 1; while the falling esperance is the esperance of the partial path such that its stable value is 0. The partial path with the longest esperance can be found at the top of the BFSQ. If it is a complete path it is included in the feasible set FS, and another partial path is selected from the BFSQ. Otherwise, the algorithm tries to expand the partial path with the best leadigate such that the expanded partial path is the longest untraced path. The stable value of input of the last gate is assigned to the parity of the expanded partial path. If the value is the controlling value of the last gate along the expanded partial path, all the lower side-inputs should be set to noncontrolling values. On the other hand, if the value is the noncontrolling value of the last gate, then all the side-inputs should be set to noncontrolling values. This is based on the Brand-Iyengar criterion. The side-inputs, with their set values are included in the condition set of the expanded partial path. The leadsivalues of the condition set are propagated forward and backward by the D-algorithm to verify if any inconsistency occurs. If no inconsistency is detected, the expanded partial path is inserted into the BFSQ.
Path optimisation algorithm
For each selected long path, we apply the path optimisation algorithm to shorten its delay. Let P = (fl-l, G,, f,, . . . , 0 ) be on top of BFSQ; remove P from BFSQ;
Fig. 3 Path-oriented selection algorithm with Brand-Iyengav criterion
While ( F is not empty) Let P = ( G o , f,, . . ., Gi, F, Fig. 4 Path optimisution algorithm is then clustered accordingly. As shown in Fig. 4 , we optimise the path by trying to replace the gates along it with their VDDH cells in order from the primary input Go toward the primary output G,. We first replace the gate GI with a V D D H cell. if the path delay of P meets the timing constraint, the optimisation process of the path is stopped. However, if the path delay of P does not meet the timing constraint, the algorithm will try to replace the next gate G2 with its VDDH cell, and so on. The replacement process on the path P is not stopped until the timing constraint is met or the replacement reaches the primary output G, . If the performance requirement cannot be satisfied even when the whole path is operating in VDnH, the optimisation process fails.
Clustering algorithm
After the delays of all the selected paths are shortened, the circuit is guaranteed to meet the performance requirement. However after each path being clustered respectively, the whole circuit is not guaranteed to be in the CVS structure. To ensure that the circuit is clustered, each gate in the circuit must obey the following rule: I f a gate is selected to be replaced with a V D D H cell, all its fanin gates must also be replaced with VDDH cells. As shown in Fig. 5 , we use a breadth-first-search algorithm, traversing from the primary outputs toward the primary inputs, and apply the clustering rule to each gate to ensure the circuit will eventually be in the form of the CVS structure. The clustering algorithm is different from that of the CVS technique. This is because the PCVS technique does not dynamically update the gate information, as does the CVS. Therefore, it just analyses the circuit to determine whether additional gates should be replaced with their corresponding VnDH cells. On the contrary, the CVS technique determines whether or not a gate should be replaced by using depth-first-search algorithm traversing from the primary inputs toward the primary outputs. Our clustering algorithm is thus more efficient.
Experimental results
We have implemented the path-oriented clustered voltage scaling technique in the C language and performed the experiments on the ISCAS85 benchmark circuits on a SUN SPARC-20 workstation.
The delay model of each gate we used here is shown in Table 1 . The linear model is used, and the delay of a gate is related to the number of fan-ins and fan-outs in a linear relationship. These equations are extracted from the low power LP9OOC CMOS standard-cell library of Lucent Technologies. Note that the rising and falling delay of each gate is different, which is the usual case in the real world.
We also assume the delay of a circuit is inversely proportional to the current flowing through it. The relationship between the delay of a VDD, cell and a VDDH cell is shown in eqn. 4.
(4) Because the delay of a circuit is bounded by its delay in VDDH and VDDL, respectively, we divide the delay range identified by the Brand-Iyengar criterion into ten sections and use the delay of each section as the required delay to optimise the circuit: e.g. if the required delay increment is 6O0/0, it means that the delay requirement We conduct the experiment with V D O H = 5V, VDDL = 3V and Vth = 0.7V. The delay of each gate is calculated according to Table 1 and eqn. 4, and the power reduction ratio can be estimated by eqn. 7. Table 2 and Fig. 6 , we can see that the power reduction ratio of PCVS technique is much larger than that of the CVS technique over all possible delay ranges. Table 3 shows that the performance of the circuit estimated by the PCVS technique is not as pessimistic as the CVS technique. The average results of the nine benchmark circuits are shown in Table 4 and Fig. 7 over the ten delay ranges. Table 5 shows the normalised power consumption with respect to the original circuit, while Table 6 shows the normalised power consumption with respect to the circuit optimised by the CVS technique. We can see that the PCVS technique adds another 22% power reduction ratio on average over that of the clustered voltage scaling technique. In this paper, we discussed the idea of the CVS technique for low power. We then proposed the PCVS technique to improve the power reduction of a circuit. It combines the voltage scaling technique, and the long sensitisable paths identification, to achieve the CVS structure and get more power reduction. The PCVS algorithm has been verified with the ISCAS85 benchmark circuits. The experimental results show that more gates can be voltage scaled down as compared with the CVS technique.
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